

## High-Speed ADC Sets Input Common-Mode Range

*The following application note discusses how the common-mode output level for the digital receiver of a communications system can be set by simply utilizing the common-mode output of a high-speed ADC. The circuit features the DC-coupled input configuration to the MAX1196 through an RF quadrature demodulator front-end circuit.*

Input common-mode voltage range ( $V_{cm}$ ) is important in the design of communication receivers that include baseband-sampling, high-speed ADCs. It's especially important for single-supply, low-voltage circuits with dc-coupled inputs. For single-supply circuits, the input signal feeding the drive amplifier and ADC should be biased at a dc level well within the  $V_{cm}$  range. This arrangement removes a performance hurdle for the amplifier and ADC, because they don't have to maintain low distortion and linearity at 0V.

Differential, dc-coupled connections to a high-speed ADC are typically found in radio receivers with direct down-conversion. Such circuits have a Zero-IF (ZIF) architecture that features an RF quadrature demodulator and dual baseband ADC. ZIF circuits are popular because they eliminate multiple IF down-conversions and SAW filters.

DC-coupled connections are desirable in a ZIF architecture for several reasons: they accept in-phase (I) and quadrature (Q) baseband data with an information bandwidth extending close to dc, they eliminate bulky coupling capacitors between the RF down-converter and high-speed ADC, and they eliminate power-sequencing delays caused by the coupling capacitor's discharge time.

The importance of  $V_{cm}$  for the ADC is apparent when you consider the following:

- With variation in the supply voltage ( $V_{DD}$ ), signals sourced by the RF quadrature demodulator present a wide range of common-mode voltages to the ADC.
- Input common-mode levels extending beyond the ADC's  $V_{cm}$  range generate harmonic distortion that reduces the dynamic range. A proper  $V_{cm}$  dc bias therefore optimizes the amplifier and ADC linearity, minimizing distortion and improving the bit-error rate (BER).

In Figure 1, UI helps to simplify the dc-coupled, differential analog interface between RF front-end, drive amplifier, and ADC. The circuit, comprising a dual 8-bit 40MSPS ADC (U1) and two quad single-supply wideband amplifiers (U2-U3), accommodates a wide range of input common-

mode voltages at the analog interface between the RF quadrature demodulator (a differential, dc-coupled signal source) and high-speed ADC. The ADC provides sufficient Signal to Noise Plus Distortion (SINAD) and Spurious-Free Dynamic Range (SFDR) to demodulate a 3.84MHz wideband QPSK communication link. You should select U2 and U3 for adequate SFDR and input common-mode range. U1 draws 90mW from a single 3V supply.




Figure 1. This high-speed ADC (U1) uses its COM output to set a precise common-mode level.

Simplifying the translation of  $V_{cm}$  are U1's dc common mode output (COM, pin 1), REFIN (pin 46), and REFOUT (pin 45). COM provides a dc output ( $V_{DD}/2$ ) that matches the input common-mode range of U1 despite VDD variations. REFIN and REFOUT set the ADC full-scale range via resistor divider R23-R24, thereby optimizing the input amplifier SFDR and ADC dynamic range.

U2 and U3 are configured for dc-coupled differential inputs and outputs, with 14dB gain, which provides the ADC with a full-scale (FS) input of  $1V_{p.p.}$ . To preserve the receiver's dynamic range, choose U2/U3 amplifiers that specify an SFDR 10dB better than the ADC's 48.7dB SINAD. U1's FS voltage is set by R23 and R24:

$$FS = R24/(R23+R24) \times REFOUT. (REFOUT = 2.048V)$$

The COM voltage (pin 1 of U1) equals  $V_{dd}/2$ , or 1.5V when  $V_{DD} = 3V$ . This voltage also equals the input  $V_{cm}$  range of U1. Thus, as  $V_{DD}$  changes with temperature and supply-voltage tolerance, COM and  $V_{cm}$  track each other to ensure a proper matching of dc voltage levels. The COM pin sources 5mA, and can be used as needed to set the dc level of other circuit elements in the system. Because the COM internal buffers are powered down during ADC shutdown, this level-setting approach saves more power than does a continuously on, 2-resistor voltage divider.

A typical application for the Figure 1 circuit is a WCDMA receiver, for which the input signal to each ADC channel is one-half the 3.84Mcps chip rate. Two benefits follow when the signal is over-sampled by U1 at four times the chip rate ( $F_{clk} = 15.36MHz$ ). First, oversampling eases the design of an anti-alias filter by pushing the image beyond two octaves, to 13.44MHz and 17.28MHz ( $F_i = F_s \pm F_a$ ). Second, oversampling yields a processing gain of 6dB:  $SNR = 10 \log(F_s/2BW)$ .

U1's digital outputs are supplied by  $OVDD = +1.8V$ , which helps to minimize power consumption. The +1.8V bus lowers digital signal swings, which reduces power according to the relation  $P = CV^2F$  (once for each line of the 8-bit buss). U1's digital outputs are multiplexed, which allows the dual 8-bit ADC to interface via a single 8-bit bus. The multiplex feature also helps to minimize the digital I/O pin count, save board space, reduce digital ASIC costs, and improve system reliability.

Other options: The MAX1185 is a dual 10-bit ADC, pin-compatible with the MAX1196. Both parts are packaged in a 7x7mm 48-pin TQFP package with exposed paddle. The MAX1192 is an ultra-low-power, miniature dual 8-bit ADC that consumes less than 25mW at 3V. It comes in a 5x5mm, 28-pin Thin QFN package.

## More Information

MAX1185: [QuickView](#) -- [Full \(PDF\) Data Sheet](#) -- [Free Samples](#)

MAX1186: [QuickView](#) -- [Full \(PDF\) Data Sheet](#) -- [Free Samples](#)

MAX1196: [QuickView](#) -- [Full \(PDF\) Data Sheet](#) -- [Free Samples](#)